COLLEGE VISION

To impart value based education in Engineering and Technology to empower young women to meet the societal exigency with a global outlook.

COLLEGE MISSION

- To provide holistic education through innovative teaching-learning practices
- To instill self confidence among rural students by supplementing with co-curricular and extra-curricular activities
- To inculcate the spirit of innovation through training, research and development
- To provide industrial exposure to meet the global challenges
- To create an environment for continual progress through lifelong learning

DEPARTMENT VISION

- To Produce Innovative, Creative, Ethical and Socially responsible Electronics and Communication women engineers to meet the global challenges

DEPARTMENT MISSION

- To create a unique learning environment in Electronics and Communication Engineering to mould a strong engineer with professional ethics
- To provide practical exposure to compete in the global market
- Fostering culture of innovation, research and lifelong learning

Signature of BOS Chairman ECE

M.E. VLSI DESIGN
Regulation 2023
CHOICE BASED CREDIT SYSTEM

PROGRAMME EDUCATIONAL OBJECTIVES (PEO_S)

PEO I. To acquire a background in Basic science and Mathematics and ability to use these tools in VLSI Design.

PEO II. Teach students to understand the principles involved in the latest software required for designing and critically analyzing electronic systems relevant to industry and society.

PEO III. To attain the qualities of professional leadership to deliver effectively in a multi-disciplinary team and domains

PEO IV. Mould students to be able to communicate efficiently

PEO V. Motivate students to take up socially relevant and challenging projects and propose innovative solution to problems for the benefit of society.

Signature of BOS Chairman ECE

PROGRAMME OUTCOMES (PO_S)

PO 1. Apply knowledge of Mathematics, Science, Engineering fundamentals and an Engineering specialization to the conceptualization of Engineering models.

PO 2. Identify, formulate, research literature and solve complex Electronics and communication engineering problems reaching substantiated conclusions using first principles of Mathematics and Engineering sciences.

PO 3. Design solutions for complex Electronics and Communication Engineering problems and design systems, components or processes that meet specified needs with appropriate consideration for public health and safety, cultural, societal, and environmental considerations.

PO 4. Conduct investigations of complex problems including design of experiments, analysis and interpretation of data, and synthesis of information to provide valid conclusions.

PO 5. Create, select and apply appropriate techniques, resources, and modern Engineering tools, including prediction and modeling, to complex Electronics and Communication Engineering activities, with an understanding of the limitations.

PO 6. Function effectively as an individual, and as a member or leader in diverse teams and in multi - disciplinary settings.

PO 7. Communicate effectively on complex Electronics and Communication Engineering activities with the Engineering community and with society at large, such as being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

PO 8. Demonstrate understanding of the societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to Engineering practice.

Signature of BOS Chairman ECE

PO 9. Understand and commit to professional ethics and responsibilities and norms of engineering practice.

PO 10. Understand the impact of engineering solutions in a societal context and demonstrate knowledge of and need for sustainable development.

PO 11. Demonstrate a knowledge and understanding of management and business practices, such as risk and change management, and understand their limitations.

PO 12. Recognize the need for, and have the ability to engage in independent and lifelong learning.

PROGRAM SPECIFIC OUTCOMES (PSOs):

At the end of this program, graduate will be able to:

PSO 1: Comprehend the basic concepts of VLSI Design and apply them in the day to day life to design and execute complete engineering systems.

PSO 2: Design, verify and validate VLSI functional elements for numerous applications including signal processing, communications, computer networks.

PSO 3: Demonstrate the intellectual level with peer engineers and others to work together to arrive at a cost-effective, appropriate solution for various problems.

MAPPING OF PROGRAMME EDUCATIONAL OBJECTIVES (PEO_S) WITH PROGRAMME OUTCOMES (PO_S)

A broad relation between the programme educational objective and the outcomes is given in the following table

PROGRAMME EDUCATIONAL OBJECTIVES	PROGRAMME OUTCOMES											
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**
PEO 1	✓	✓					✓					
PEO 2			✓	✓	✓							✓
PEO 3				✓		✓						
PEO 4						✓				✓	✓	
PEO 5						✓	✓	✓	✓	✓	✓	✓

SEM	Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO 9	PO10	PO11	PO12
I	Applied Mathematics	✓	✓	✓		✓							
	CMOS Analog Semiconductor Design	✓	✓	✓		✓							

Signature of BOS Chairman ECE

	VLSI Digital Signal Processing	✓	✓	✓		✓							
	Professional Elective – I												
	Professional Elective – II												
	Audit Course I												
	VLSI System Laboratory-I	✓	✓			✓			✓	✓	✓		
	Electronic Design Automation Laboratory	✓	✓			✓			✓	✓	✓		
II	Low Power VLSI Design	✓	✓	✓		✓							
	Testing and Verification of VLSI Circuits	✓	✓	✓		✓							
	VLSI for Wireless Communication	✓	✓	✓		✓							
	Professional Elective – III												
	Professional Elective – IV												
	Audit Course II												
	VLSI System Laboratory-II	✓	✓			✓			✓	✓	✓		
	VLSI Design Verification and Testing Laboratory	✓	✓			✓			✓	✓	✓		
	Mini Project-I	✓	✓			✓			✓	✓	✓		
III	Professional Elective – V												
	Open Elective - I												
	Dissertation Phase -I	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
IV	Dissertation Phase – II	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution Affiliated to Anna University Chennai) Elayampalayam, Tiruchengode – 637 205				
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**

CURRICULUM

(Applicable to the students admitted from the academic year 2023-2024 onwards)

Course Code	Course Name	Category	Periods / Week			Credit	Maximum Marks		
			L	T	P	C	CA	ESE	Total
THEORY									
P23MA102	Applied Mathematics	FC	3	0	0	3	40	60	100
P23VD101	CMOS Analog Semiconductor Design	PCC	3	0	0	3	40	60	100
P23VD102	VLSI Digital Signal Processing	PCC	3	0	0	3	40	60	100
	Professional Elective – I	PEC	3	0	0	3	40	60	100
	Professional Elective – II	PEC	3	0	0	3	40	60	100
	Audit Course-I	AC	2	0	0	0	100	-	100
PRACTICAL									
P23VD103	VLSI System Laboratory-I	PCC	0	0	4	2	60	40	100
P23VD104	Electronic Design Automation Laboratory	PCC	0	0	4	2	60	40	100
					Total Credits	**19**	**420**	**380**	**800**

PCC – Professional Core Course, PEC – Professional Elective Course, PAC- Program Audit Course, FC- Foundational Course, CA - Continuous Assessment, ESE - End Semester Examination

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution Affiliated to Anna University Chennai) Elayampalayam, Tiruchengode – 637 205				
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**II**

CURRICULUM

(Applicable to the students admitted from the academic year 2023-2024 onwards)

Course Code	Course Name	Category	Periods / Week			Credit	Maximum Marks		
			L	T	P	C	CA	ESE	Total
THEORY									
P23VD205	Low Power VLSI Design	PCC	3	0	0	3	40	60	100
P23VD206	Testing and Verification of VLSI Circuits	PCC	3	0	0	3	40	60	100
P23VD207	VLSI for Wireless Communication	PCC	3	0	0	3	40	60	100
	Professional Elective – III	PEC	3	0	0	3	40	60	100
	Professional Elective – IV	PEC	3	0	0	3	40	60	100
	Audit Course-II	AC	2	0	0	0	100	-	100
PRACTICAL									
P23VD208	VLSI System Laboratory-II	PCC	0	0	4	2	60	40	100
P23VD209	VLSI Design Verification and Testing Laboratory	PCC	0	0	4	2	60	40	100
P23VD210	Mini Project-I	EEC	0	0	4	2	100	-	100
					Total Credits	**21**	**460**	**440**	**900**

PCC – Professional Core Course, PEC – Professional Elective Course, PAC- Program Audit Course,
CA - Continuous Assessment, ESE - End Semester Examination

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution Affiliated to Anna University Chennai) Elayampalayam, Tiruchengode – 637 205				
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**III**

CURRICULUM

(Applicable to the students admitted from the academic year 2023-2024 onwards)

Course Code	Course Name	Category	Periods / Week			Credit	Maximum Marks		
			L	T	P	C	CA	ESE	Total
THEORY									
	Professional Elective –V	PEC	3	0	0	3	40	60	100
	Open Elective – I	OEC	3	0	0	3	40	60	100
PRACTICAL									
P23VD311	Dissertation Phase –I	EEC	0	0	16	8	60	40	100
					Total Credits	**14**	**140**	**160**	**300**

PEC – Professional Elective Course, OEC- Open Elective Course, EEC – Employability Enhancement Course
CA - Continuous Assessment, ESE - End Semester Examination

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution Affiliated to Anna University Chennai) Elayampalayam, Tiruchengode – 637 205				
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**IV**

CURRICULUM

(Applicable to the students admitted from the academic year 2023-2024 onwards)

Course Code	Course Name	Category	Periods / Week			Credit	Maximum Marks		
			L	T	P	C	CA	ESE	Total
PRACTICAL									
P23VD412	Dissertation Phase – II	EEC	0	0	32	16	60	40	100
					Total Credits	**16**	**60**	**40**	**100**

EEC – Employability Enhancement Course, CA - Continuous Assessment, ESE - End Semester Examination

Cumulative Course Credits -70

Signature of BOS Chairman ECE

PROFESSIONAL CORE COURSES (PCC)

Course Code	Course Name	Category	Periods / Week			Credit	Maximum Marks		
			L	T	P	C	CA	ESE	Total
P23VD101	CMOS Analog Semiconductor Design	PCC	3	0	0	3	40	60	100
P23VD102	VLSI Digital Signal Processing	PCC	3	0	0	3	40	60	100
P23VD103	VLSI System Laboratory-I	PCC	0	0	4	2	60	40	100
P23VD104	Electronic Design Automation Laboratory	PCC	0	0	4	2	60	40	100
P23VD205	Low Power VLSI Design	PCC	3	0	0	3	40	60	100
P23VD206	Testing and Verification of VLSI Circuits	PCC	3	0	0	3	40	60	100
P23VD207	VLSI for Wireless Communication	PCC	3	0	0	3	40	60	100
P23VD208	VLSI System Laboratory-II	PCC	0	0	4	2	60	40	100
P23VD209	VLSI Design Verification and Testing Laboratory	PCC	0	0	4	2	60	40	100

ENHANCED EMPLOYABILITY COURSES (EEC)

Course Code	Course Name	Category	Periods / Week			Credit	Maximum Marks		
			L	T	P	C	CA	ESE	Total
P23VD210	Mini Project-I	EEC	0	0	4	2	60	40	100
P23VD311	Dissertation Phase -I	EEC	0	0	16	8	60	40	100
P23VD412	Dissertation Phase – II	EEC	0	0	32	16	60	40	100

Signature of BOS Chairman ECE

FOUNDATION COURSE (FC)

Course Code	Course Name	Category	Periods / Week			Credit	Maximum Marks		
			L	T	P	C	CA	ESE	Total
P23MA102	Applied Mathematics	FC	3	0	0	3	40	60	100

PROFESSIONAL ELECTIVE - I

Course code	Course Name	Category	L	T	P	C	CA	ESE	Total
P23VDE01	Embedded System Design	PEC	3	0	0	3	40	60	100
P23VDE02	Physics of MOS Transistors	PEC	3	0	0	3	40	60	100
P23VDE03	Foundations of VLSI CAD	PEC	3	0	0	3	40	60	100
P23VDE04	HDL with System Modeling	PEC	3	0	0	3	40	60	100

PROFESSIONAL ELECTIVE - II

Course code	Course Name	Category	L	T	P	C	CA	ESE	Total
P23VDE05	Introduction to MEMS	PEC	3	0	0	3	40	60	100
P23VDE06	Multimedia Compression Techniques	PEC	3	0	0	3	40	60	100
P23VDE07	Semiconductor Memory Design	PEC	3	0	0	3	40	60	100
P23VDE08	System on Chip Design	PEC	3	0	0	3	40	60	100

PROFESSIONAL ELECTIVE – III

Course code	Course Name	Category	L	T	P	C	CA	ESE	Total
P23VDE09	Hardware Design Verification Techniques	PEC	3	0	0	3	40	60	100
P23VDE10	RF Microelectronics Chip Design	PEC	3	0	0	3	40	60	100
P23VDE11	Mixed Signal VLSI Design	PEC	3	0	0	3	40	60	100
P23VDE12	Nano Electronics	PEC	3	0	0	3	40	60	100

Signature of BOS Chairman ECE

PROFESSIONAL ELECTIVE - IV

Course code	Course Name	Category	L	T	P	C	CA	ESE	Total
P23VDE13	Processors and Embedded Controllers	PEC	3	0	0	3	40	60	100
P23VDE14	Digital System Design With FPGA	PEC	3	0	0	3	40	60	100
P23VDE15	Speech and Audio Signal Processing	PEC	3	0	0	3	40	60	100
P23VDE16	Internet of Things And Applications	PEC	3	0	0	3	40	60	100

PROFESSIONAL ELECTIVE - V

Course code	Course Name	Category	L	T	P	C	CA	ESE	Total
P23VDE17	Soft Computing	PEC	3	0	0	3	40	60	100
P23VDE18	Networks on Chip	PEC	3	0	0	3	40	60	100
P23VDE19	ARM processor and architecture	PEC	3	0	0	3	40	60	100
P23VDE20	Wireless Adhoc and Sensor Networks	PEC	3	0	0	3	40	60	100

OPEN ELECTIVE OFFERED TO OTHER DEPARTMENTS

Course code	Course Name	Category	L	T	P	C	CA	ESE	Total
P23VDOE1	Micro sensors and MEMS	OEC	3	0	0	3	40	60	100
P23VDOE2	Basics of VLSI	OEC	3	0	0	3	40	60	100
P23VDOE3	Communication Busses and Interfaces	OEC	3	0	0	3	40	60	100

OPEN ELECTIVE (EEE)

Course code	Course Name	Category	L	T	P	C	CA	ESE	Total
P23PSOE1	Industrial Safety	OEC	3	0	0	3	40	60	100
P23PSOE2	Energy storage Technologies	OEC	3	0	0	3	40	60	100
P23PSOE3	Energy Management and Auditing	OEC	3	0	0	3	40	60	100
P23PSOE4	Electrical Circuit design for Hazardous in Industries	OEC	3	0	0	3	40	60	100

Signature of BOS Chairman ECE

AUDIT COURSES (AC)

Course Code	Course Name	Category	Periods / Week			Credit	Maximum Marks		
			L	T	P	C	CA	ESE	Total
AUDIT COURSE-I									
P23AC001	Research Process and Methodologies	AC	2	0	0	0	100	0	100
P23AC002	Pedagogy Studies	AC	2	0	0	0	100	0	100
P23AC003	Disaster Management	AC	2	0	0	0	100	0	100
P23AC004	Value Education	AC	2	0	0	0	100	0	100
P23AC005	Constitution of India	AC	2	0	0	0	100	0	100
AUDIT COURSE-II									
P23AC006	English for Research Paper Writing	AC	2	0	0	0	100	0	100
P23AC007	Personality Development through Life Enlightenment	AC	2	0	0	0	100	0	100
P23AC008	Universal Human Values	AC	2	0	0	0	100	0	100
P23AC009	Online Course	AC	2	0	0	0	100	0	100

S.No.	Course Components	Credits per semester				Total number of credits for each component
		I	II	III	IV	
1	Foundational Course (FC)	3	-	-	-	3
2	Programme Core Courses (PCC)	10	13	-	-	23
3	Professional Elective Course (PEC)	6	6	3	-	15
4	Open Electives (OE)	-	-	3	-	3
5	Employability Enhancing Courses (EEC)	-	2	8	16	26
6	Programme Audit Course (PAC)	-	-	-	-	-
Total Credits		20	21	14	16	70

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI Design**			Semester	**I**

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23MA102	**Applied Mathematics**	3	0	0	3	**40**	**60**	**100**

Course Objective

The main objective of the course is to

- This course aims at providing the necessary basic concepts of a few statistical and numerical methods and give procedures for solving numerically different kinds of problems occurring in engineering and technology.
- To acquaint the knowledge of testing of hypothesis for small and large samples which plays an important role in real life problems.
- Identify and demonstrate suitable sampling and data collection process.
- Identify the formulation and graphical solution of linear programming problem.
- Potentially understand forward and backward recursion.

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Apply the concept of testing of hypothesis for small and large samples in real life problems.	K1, K2,K3,K4,K5
CO2: Apply the basic concepts of classifications of design of experiments in the field of agriculture.	K1, K2,K3,K4,K5
CO3: Apply appropriate modern technology to explore probability/statistical concepts.	K1, K2,K3,K4,K5
CO4: Incorporate Transportation and Assignment problems.	K1, K2,K3,K4,K5
CO5: Recognize Dynamic programming applications using Loading method.	K1, K2,K3,K4,K5

Pre-requisites -

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

COs	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	2	1		1								2		
CO 2	3		1		1								2		
CO 3	3	2		1									2		
CO 4	3	2	1	1	1								2		
CO 5	3	2	1	1									2		

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Signature of BOS Chairman ECE

Content of the syllabus			
Unit – I	**TESTING OF HYPOTHESIS**	Periods	**9**
Sampling distributions - Estimation of parameters - Statistical hypothesis - Large sample tests based on Normal distribution for single mean and difference of means -Tests based on t, Chi-square and F distributions for mean, variance and proportion - Contingency table (test for independent) - Goodness of fit.			
Unit - II	**DESIGN OF EXPERIMENTS**	Periods	**9**
One way and two way classifications - Completely randomized design – Randomized block design – Latin square design – 2^2 factorial design.			
Unit – III	**ESTIMATION THEORY**	Periods	**9**
Sampling distributions, point estimation, unbiasedness, consistency, maximum likelihood estimation, Confidence intervals for parameter in one sample from normal population.			
Unit - III	**LINEAR PROGRAMMING**	Periods	**9**
Formulation-Graphical solution-Simplex Method -Transportation and Assignment problems			
Unit - V	**DYNAMIC PROGRAMMING**	Periods	**9**
Dynamic Programming-principle of optimality-forward and backward recursion-DP Applications (Cargo loading method)-Problems of dimensionality.			
		Total Periods	**45**

Text Books	
1.	Douglas.C; Montgomery, 'Applied Statistics and Probability for Engineers', 6th Edition, Wiley Students Edition, Wiley, 2017.
2.	Hamdy A. Taha., 'Operations Research: An Introduction', 9th Edition, Pearson New Delhi, 2014.
References	
1.	Richard. A. Johnson , Irwin Miller,' Probability And Statistics For Engineers', 8th Edition, Pearson Education, Delhi,2020.
2.	Kalyanmoy Deb., 'Optimization For Engineering Design', Phi, 2004.
3.	Kanti B. Datta., 'Mathematical Methods Of Science And Engineering', Cengage Learning, 2013.
4.	Ronald E.Walpole & Raymond H.Myers 'Probability And Statistics For Engineers And Scitintists', Pearson Education,Delhi, 9th Edition, 2014.
5.	Kothari.C.R., 'An Introduction To Operational Research' 3rd Edition, VIKAS, New Delhi, 2010.
E-Resources	
1.	*https://online.stanford.edu ›*
2.	www.learnerstv.com/Free-engineering-Video-lectures
3.	www.nptel.ac.in

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205						
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**		
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**		

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VD101	**CMOS Analog Semiconductor Design**	3	0	0	3	40	60	**100**

Course Objective	The main objective of the course is • To illustrate the MOS Devices Modeling techniques and IC packaging types • To comprehend the concept of Current Source, sink and Reference Circuits. • To design CMOS Amplifiers • To learn about Data converters and architectures • To realize the different types of Comparators

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Model various components in CMOS process to estimate their performance in circuits	K3
	CO2: Analyze and design current source circuits	K4
	CO3: Design of various CMOS Amplifiers	K4
	CO4: Construct the different types of converters	K3
	CO5: Summarize the Characteristics of Comparator circuits	K2

Pre-requisites	EDC,LIC,EC-I & II

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
COs	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2		1						1	3	2	
CO 2	3	3	3	2		1						1	3	2	
CO 3	3	3	2	2		1						1	3	2	
CO 4	3	3	3	2		1						1	3	2	
CO 5	3	3	3	2		1						1	3	2	

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

Unit – I	**MOS Devices Modeling and IC Packaging**	Periods	**9**

The MOS Transistor, Passive Components- Capacitor & Resistor, Integrated circuit Layout, CMOS Device

Signature of BOS Chairman ECE

Modeling - Other Model Parameters, Small-Signal Model for the MOS Transistor, Computer Simulation Models, Sub-threshold MOS Model. IC Packaging: Types and Modeling-Electrical Package Modeling-Thermal Modeling- Stress Modeling-Package Simulation- Flip-Chip Package.			
Unit – II	**CURRENT SOURCE-SINK AND REFERNCES**	Periods	**9**
The Current Mirror: The Cascode Connection-Sensitivity Analysis-Temperature Analysis-Transient Response-Layout of the Simple Current Mirror-matching in MOSFET Mirrors-References: Voltage Dividers- Current Source Self Biasing: Threshold Voltage Referenced Self-Biasing- Band gap Voltage References-Beta Multiplier Referenced Self Biasing.			
Unit – III	**AMPLIFIERS**	Periods	**9**
Amplifiers: Gate-Drain Connected Loads-Current Source Loads-Noise and Distortion in Amplifiers-Feedback Amplifiers: Properties of Negative Feedback on Amplifier Design-Recognizing Feedback Topologies- Voltage Amplifier- Transimpedance Amplifier –Transconductance Amplifier – Current Amplifier-Output Amplifier-Cascode Amplifiers-Source Follower-Voltage Level Shifter-CMOS Operational Amplifier- Differential Amplifier.			
Unit – IV	**DATA CONVERTERS AND ARCHITECTURES**	Periods	**9**
Analog Versus Discrete Time Signals- S/H Characteristics- Mixed Signal Layout Issues-DAC Specifications and Architectures: Digital Input Code- Resistor String-R-2R Ladder networks-Current Steering-Charge Scaling DACs-Cyclic DAC- Pipeline DAC- ADC Specifications and Architectures: Flash-Two-Step Flash ADC-Pipeline ADC-Integrating ADC-Successive Approximation ADC-Oversampling ADC.			
Unit – V	**COMPARATORS**	Periods	**9**
Characterization of Comparator, Two-Stage, Open-Loop Comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.			
		Total Periods	**45**
References			
1.	CMOS Analog Circuit Design - Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Third Edition/Indian Edition, 2013.		
2.	R. Jacob Baker, Harry W. Li, David E. Boyce, ―CMOS Circuit Design, Layout and Simulation‖, IEEE Press Series on Microelectronics Systems Stuart K. Tewksbuy, Series Edition,1998.		
3.	Debaprasad Das, ―VLSI Design, Oxford University Press, 2nd edition ,2015		
E-Resources			
E1	https://nptel.ac.in/courses/117101105/Prof. A.N. Chandorkar		
E2	https://www.btechguru.com/courses--nptel--cmos-analog-vlsi-design-video-lecture.html		

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E.**	Programme Code		**205**	Regulation		**2023**	
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**				Semester		**I**	
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VD102	**VLSI Digital Signal Processing**	3	0	0	3	40	60	100

Course Objective	The main objective of the course is • To study the DSP Systems, Pipelining and parallel processing of FIR Filters. • To understand the concept of Retiming, Algorithmic strength reduction. • To explore the Fast Convolution, Pipelining and Parallel Processing of IIR Filters. • To understand Scaling, Round-Off Noise, Bit-Level Arithmetic Architectures and Numerical Strength Reduction. • To understand Synchronous, Wave and Asynchronous Pipelining.	
Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Acquire the knowledge of round off noise computation.	K2
	CO2: Acquire the knowledge of Algorithmic Strength reduction.	K2
	CO3: Apply convolution and IIR Filters concept in signal processing applications.	K3
	CO4: Design Bit level and redundant arithmetic Architectures.	K5
	CO5: Acquire the knowledge of numerical strength reduction.	K3
Pre-requisites	Digital Signal Processing	

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
COs	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2									3	2	1
CO 2	3	3	3	2									3	2	1
CO 3	3	3	3	2									3	2	1
CO 4	3	3	3	2									3	2	1
CO 5	3	3	3	2									3	2	1

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar 3. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

Signature of BOS Chairman ECE

Unit – I	**INTRODUCTION TO DSP SYSTEMS, PIPELINING AND PARALLEL PROCESSING OF FIR FILTERS**	Periods	**9**
Introduction To DSP Systems -Typical DSP algorithms; Iteration Bound – data flow graph representations, loop bound and iteration bound, Longest path Matrix algorithm; Pipelining and parallel processing – Pipelining of FIR digital filters, parallel processing, pipelining and parallel processing for low power.			
Unit – II	**RETIMING, ALGORITHMIC STRENGTH REDUCTION**	Periods	**9**
Retiming - definitions and properties; Unfolding – an algorithm for Unfolding, properties of unfolding, sample period reduction and parallel processing application; Algorithmic strength reduction in filters and transforms – 2-parallel FIR filter, 2-parallel fast FIR filter, DCT algorithm architecture transformation, parallel architectures for rank-order filters, Odd- Even Merge- Sort architecture, parallel rank-order filters.			
Unit – III	**FAST CONVOLUTION, PIPELINING AND PARALLEL PROCESSING OF IIR FILTERS**	Periods	**9**
Fast convolution – Cook-Toom algorithm, modified Cook-Toom algorithm, Pipelined and parallel recursive filters – Look-Ahead pipelining in first-order IIR filters, Look-Ahead pipelining with power-of-2 decomposition, Clustered look-ahead pipelining, Parallel processing of IIR filters, combined pipelining and parallel processing of IIR filters.			
Unit – IV	**SCALING, ROUND-OFF NOISE, BIT-LEVEL ARITHMETIC ARCHITECTURES**	Periods	**9**
Scaling and round-off noise – scaling operation, round-off noise, state variable description of digital filters, scaling and round-off noise computation, round-off noise in pipelined IIR filters, Bit-level arithmetic architectures – parallel multipliers with sign extension, parallel carry-ripple and carry-save multipliers, Design of Lyon's bit-serial multipliers using Horner's rule, bit-serial FIR filter, CSD representation, CSD multiplicationusingHorner'sruleforprecisionimprovement,DistributedArithmeticfundamentalsandFIR filters.			
Unit – V	**NUMERICAL STRENGTH REDUCTION, SYNCHRONOUS, WAVE AND ASYNCHRONOUS PIPELINING**	Periods	**9**
Numerical strength reduction – sub expression elimination, multiple constant multiplication, iterative matching, synchronous pipelining and clocking styles, clock skew in edge-triggered single phase clocking, Two-phase clocking, wave pipelining. Asynchronous pipelining bundled data versus dual rail protocol.			
		Total Periods	**45**

References	
1.	K.K.Parhi, "VLSI Digital Signal Processing Systems", John-Wiley, 2007
2.	U. Meyer -Baese, "Digital Signal Processing with FPGAs", Springer, 2014

E-Resources	
E1	https://d1.amobbs.com/bbs_upload782111/files_18/ourdev_480582.pdf
E2	https://books.google.co.in/books/about/VLSI_DIGITAL_SIGNAL_PROCESSING_SYSTEMS_D.html?id=APFRHFkMqG8C
E3	https://onlinecourses.nptel.ac.in/noc20_ee44/preview
E4	http://www.ece.umn.edu/users/parhi/SLIDES/chap2.pdf

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**			
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**			
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VD103	**VLSI System Laboratory-I**	0	0	4	2	60	40	100

Course Objective

The main objective of the course is

- To design a sequential circuit using HDL
- To implement ALU and MAC in FPGA
- To simulate circuits using Xilinx/EDA Tool
- To simulate circuits using MATLAB/EDA Tool
- To implement DSP Algorithms

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Design a sequential circuit using HDL	K4
CO2 : Implement ALU and MAC in FPGA	K4
CO3 : Analyze Circuit simulation using Xilinx/EDA Tool	K3
CO4 : Analyze Circuit simulation using MATLAB/EDA Tool	K3
CO5 : Implement DSP Algorithms	K2

Pre-requisites -

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3				3								3	2	
CO 2	3				3								3	2	
CO 3	3				3								3	2	
CO 4	3				3								3	2	
CO 5	3				3								3	2	

Course Assessment Methods

Direct
1. Pre lab and Post lab Test. 2. End-Semester examinations
Indirect
1. Course – end survey

Signature of BOS Chairman ECE

Content of the syllabus		
S.No	**Suggested List of Experiments:**	**CO Mapping**
1	Modeling of Sequential Digital system using VHDL	CO1
2	Modeling of Sequential Digital system using VERILOG	CO1
3	Design and Implementation of ALU using FPGA	CO2
4	Simulation of NMOS and CMOS circuits using Xilinx/EDA Tool	CO3
5	Modeling of MOSFET using C	CO4
6	Implementation of FFT, Digital Filters in DSP Processor	CO4
7	Implementation of DSP algorithms using software package	CO5
8	Implementation of MAC Unit using FPGA	CO2
	Total Periods	**45**
References		
1.	An Introduction to VHDL overview, Dinesh Sharma, 2008. vhdl-overview.pdf (iitb.ac.in)	
2.	U. Meyer -Baese, ―Digital Signal Processing with FPGAs‖, Springer, 2014	
E-Resources		
E1	Synthesis of Digital Systems - Course (nptel.ac.in)	
E2	Matlab Programming for Numerical Computation - Course (nptel.ac.in)	

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E.**	Programme Code		**205**	Regulation	**2023**		
Department	**VLSI DESIGN/ ELECTRONICSAND COMMUNICATION ENGINEERING**			Semester		**I**		
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VD104	**Electronic Design Automation lab**	0	0	4	2	60	40	100

Course Objective

The main objective of the course is

- To introduce HDL modeling and simulation at RTL abstraction of combinational and sequential subsystems.
- To provide understanding of writing proper test benches.
- To provide exposure to different HDL modeling styles and their applications.
- To introduce background in assessing the impact of coding styles on synthesis.

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1 : Understand various modeling styles.	K2
	CO2 : Apply modeling styles for realizing digital subsystems.	K3
	CO3 : Verify and analyze HDL models by writing appropriate test benches.	K4
	CO4 : Evaluate the impact of coding styles on synthesis.	K5
	CO5 : Develop RTL architectures for simple digital systems.	K2

Pre-requisites -

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	2	2										3	2	
CO 2	3	2	3										3	2	
CO 3	3	2	2										3	2	
CO 4	3	2	3										3	2	
CO 5	3	2	2										3	2	

Course Assessment Methods

Direct
1. Pre lab and Post lab Test. 2. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

S.No	**Suggested List of Experiments:**	**CO Mapping**

Signature of BOS Chairman ECE

1	Introduction to HDL Simulation Flow	CO1
2	Structural, Behavioral and Dataflow Modeling in Verilog	CO1
3	Arithmetic Units: Adders and Subtractors	CO2
4	Behavioral Modeling and Verification of Flip-Flops, Registers and Counters	CO3
5	Behavioral Modeling, Synthesis and FPGA implementation of Flip-flops, Registers and Counters	CO3
6	Behavioral Modeling and Verification of Finite State Machines	CO3
7	Dataflow Modeling and Verification of Multiplexers and Demultiplexers	CO3
8	Memory Subsystem Design	CO4
9	Transistor Level implementation of CMOS circuits- Basic Logic Gates: Inverter, NAND and NOR.	CO4
10	Transistor Level implementation of 4:1 Multiplexer	CO4
11	Mini project: Development of HDL code for MAC unit and realization of FIR Filter	CO5
	Total Periods	**45**

References	
1.	Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with Verilog Design, Third Edition, McGraw Hill, 2014.
2.	Morris Mano and Michael D. Ciletti, Digital Design: With an Introduction to the Verilog HDL, Fifth Edition, Pearson Higher Education, 2013.

E-Resources	
E1	https://docs.google.com/file/d/0B2om2B98SOeiLTY5WWNaSjh4bm8/edit?resourcekey=0-PFVlEteUUiXDSv8msJOGKg

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E.**	Programme Code		**205**	Regulation	**2023**	
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester		**II**	

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VD205	**Low Power VLSI Design**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To identify sources of power in an IC and principle of low power design.
- To identify the power optimization techniques based on different level of methods in CMOS
- To explore the concept of power optimization and estimation analysis.
- To understand the layout design and special techniques.
- To study the software design for low power techniques.

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Analyze different source of power dissipation and the factors involved	K4
CO2: Understand the different techniques involved in low power adders and multipliers	K3
CO3: Identify and analyze the different techniques involved in reducing power consumption in adders and multipliers	K3
CO4: Understand various power estimation techniques.	K2
CO5: Study different power optimization techniques in design of circuits.	K4

Pre-requisites -

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

Cos	Programme Outcomes (POs)												**CO/PSO Mapping** PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	2	2								1	3	2	
CO 2	3	3	2	2								1	3	2	
CO 3	3	3	2	2								1	3	2	
CO 4	3	3	2	2								1	3	2	
CO 5	3	2	2	2								1	3	2	

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course – end survey

Content of the syllabus

Signature of BOS Chairman ECE

Unit – I	POWER DISSIPATION IN CMOS	Periods	9
Hierarchy of limits of power – Sources of power consumption – Physics of power dissipation in CMOS FET devices- Basic principle of low power design.			
Unit – II	**POWER OPTIMIZATION**	Periods	**9**
Logical level power optimization – Circuit level low power design – Gate Level Low Power Design – Architecture Level Low Power Design – VLSI Subsystem Design of Adders, Multipliers, PLL, Low Power Design			
Unit – III	**DESIGN OF LOW POWER CMOS CIRCUITS**	Periods	**9**
Computer Arithmetic techniques for low power systems – Reducing Power Consumption in Combinational Logic, Sequential Logic, Memories – Low Power Clock – Advanced Techniques – Special Techniques, Adiabatic Techniques – Physical Design, Floor Planning, Placement and Routing .			
Unit – IV	**POWER ESTIMATION**	Periods	**9**
Power Estimation Techniques, Circuit Level, Gate Level, Architecture Level, Behavioral Level, – Logic Power Estimation – Simulation Power Analysis –Probabilistic Power Analysis			
Unit – V	**SYNTHESIS AND SOFTWARE DESIGN FOR LOW POWER**	Periods	**9**
Synthesis for Low Power – Behavioral Level Transform –Algorithms for Low Power – Software Design for Low Power.			
		Total Periods	**45**

References

1.	K.Roy& S.C. Prasad, “Low Power CMOS VLSI Circuit Design” ,Wiley, 2009.
2.	DimitriosSoudris, ChirstianPignet, Costas Goutis, “Designing CMOS Circuits for Low Power”,Kluwer Academic Publishers, 2002.
3.	J.B. Kuo and J.H Lou, “Low Voltage CMOS VLSI Circuits”, Wiley 1999.
4.	A.P.Chandrakasan and R.W. Broadersen, “Low Power Digital CMOS Design”, Kluwer Academic Publishers ,1995.
5.	Gary Yeap, “Practical Low Power Digital VLSI Design”, Kluwer, 1998.
6.	AbdellatifBellaouar, Mohamed.I. Elmasry, “Low Power Digital VLSI Design”, Kluwer Academic Publishers, 1995.
7.	James B. Kuo, Shin – chia Lin, “Low Voltage SOI CMOS VLSI Devices and Circuits”,John Wiley & sons, Inc 2001.

E-Resources

E1	https://www.google.co.in/books/edition/Low_Power_Cmos_Vlsi_Circuit_Design/eQKCHEyJcewC?hl=en&gbpv=1&dq=low+power+vlsi+design&printsec=frontcover
E2	https://www.google.co.in/books/edition/Low_Power_Digital_VLSI_Design/0IfkBwAAQBAJ?hl=en&gbpv=1&dq=low+power+vlsi+design&printsec=frontcover
E3	https://www.google.co.in/books/edition/Low_Power_Design_Methodologies/9IzuBwAAQBAJ?hl=en&gbpv=1&dq=low+power+vlsi+design&printsec=frontcover

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E.**	Programme Code		**205**	Regulation	**2023**		
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**				Semester	**II**		
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VD206	**Testing and Verification of VLSI Circuits**	3	0	0	3	40	60	100

Course Objective	The main objective of the course is • To study the fault modeling and detection techniques. • To understand the test generation for combinational and sequential logic circuits. • To explore the design for testability and self test methods. • To study the fault diagnosis. • To study the Timing verification of VLSI Circuits	
Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Insert elementary testing hardware into the VLSI chip	K2
	CO2: Analyze VLSI circuit timing using Logical Effort analysis	K4
	CO3: Estimate and compute the power consumption of a VLSI chip	K3
	CO4: Understand the concept of test generation and simulation.	K2
	CO5: Design and Verify the VLSI Circuits.	K3
Pre-requisites	-	

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	2	2									3	2	
CO 2	3	3	2	2									3	2	
CO 3	3	3	2	2									3	2	
CO 4	3	3	2	2									3	2	
CO 5	3	3	2	2									3	2	

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course – end survey

Signature of BOS Chairman ECE

Content of the syllabus			
Unit – I	**FUNDAMENTALS OF TESTING**	Periods	**9**
Scope of testing and verification in VLSI design process. Issues in test and verification of complex chips, embedded cores and SOCs; Fundamentals of VLSI testing.			
Unit – II	**TEST GENERATION AND SIMLUATION**	Periods	**9**
Automatic test pattern generation. Design for testability. Scan design. Test interface and boundary scan. System testing and test for SOCs. Iddq testing.			
Unit – III	**FAULT MODELS**	Periods	**9**
Fault models: Delay fault testing. BIST for testing of logic and memories. Test automation.			
Unit – IV	**DESIGN AND VERIFICATION OF VLSI CIRCUITS**	Periods	**9**
Design verification techniques based on simulation, Analytical and Formal approaches. Functional verification of VLSI circuits.			
Unit – V	**TIMING VERIFICATION OF VLSI CIRCUITS**	Periods	**9**
Timing verification. Formal verification. Basics of equivalence checking and model checking. Hardware emulation.			
		Total Periods	**45**

References	
1.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital", Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2004.
2.	M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing and Testable Design", IEEE Press, 1990.
3.	T.Kropf, "Introduction to Formal Hardware Verification", Springer Verlag, 2000.
4.	P. Rashinkar, Paterson and L. Singh, "System-on-a-Chip Verification-Methodologyand Techniques", Kluwer Academic Publishers, 2001.

E-Resources	
E1	https://www.google.co.in/books/edition/Essentials_of_Electronic_Testing_for_Dig/UTrtBwAAQBAJ?hl=en&gbpv=1&dq=testing+and+verification+in+vlsi&printsec=frontcover
E2	https://www.google.co.in/books/edition/System_on_a_Chip_Verification/76wPBwAAQBAJ?hl=en&gbpv=1&dq=P.+Rashinkar,+Paterson+and+L.+Singh,+System-on-a-Chip+Verification-Methodologyand++Techniques&printsec=frontcover

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**II**

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VD207	**VLSI for Wireless Communication**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To understand the basics of wireless communication.
- To understand the concepts of transceiver architectures.
- To introduce to the students the low power design techniques of VLSI circuits.
- To learn the design and implementation of various VLSI circuits for wireless communication systems.
- To learn the VLSI Design of synthesizers.

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Understand the application of VLSI circuits in wireless communication.	K2
	CO2: Knowledge of various architectures used in implementing wireless systems.	K3
	CO3: Design and simulation of low power techniques using software	K4
	CO4: Learn the VLSI design of wireless circuits.	K2
	CO5: Learnthe VLSI Design of synthesizers	K2

Pre-requisites: Wireless Communication

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak — **CO/PSO Mapping**

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2						2			3		
CO 2	3	3	3	2					2	2			3		
CO 3	3	3	3	2					2				3	2	
CO 4	3	3	3	2									3	2	
CO 5	3	3	3	2										2	

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

Unit – I	**WIRELESS COMMUNICATION BASICS**	Periods	**9**

Digital communication systems- minimum bandwidth requirement, Shannon limit- overview of

Signature of BOS Chairman ECE

modulation schemes- classical channel- wireless channel description- path loss- multipath fading- basics of spread spectrum and spread spectrum techniques- and Direct sequence			
Unit – II	**TRANSCEIVER ARCHITECTURE**	Periods	**9**
Transceiver design constraints- baseband subsystem design- RF subsystem design- Super heterodyne receiver and direct conversion receiver- Receiver front-end- filter design- non-idealities and design parameters- derivation of noise figure and IP3 of receiver front end.			
Unit – III	**LOW POWER DESIGN TECHNIQUES**	Periods	**9**
Source of power dissipation- estimation of power dissipation- reducing power dissipation at device and circuit levels- low voltage and low power operation- reducing power dissipation at architecture and algorithm levels			
Unit – IV	**WIRELESS CIRCUITS**	Periods	**9**
VLSI Design of LNA-wideband and narrow band-impedance matching. Automatic Gain Control (AGC) amplifier-power amplifier- Active mixer- analysis, conversion gain, distortion analysis- low frequency and high frequency case, noise. Passive mixer- sampling mixer and switching mixer- analysis of distortion, conversion gain and noise in these mixers.			
Unit – V	**VLSI DESIGN OF SYNTHESIZERS**	Periods	**9**
VLSI design of Frequency Synthesizers (FS) – Parameters of FS - PLL based frequency synthesizer, phase detector/charge pump- dividers- VCO- LC oscillators- ring oscillator- phase noise- loop filter- description design approaches			
		Total Periods	**45**

References

1.	Bosco Leung, "VLSI for Wireless Communication", Springer, 2011.
2.	Elmad N Farag and Mohamed I Elmasry, "Mixed Signal VLSI Wireless Design-Circuits and Systems",Kluwer Academic Publishers, 2002.

E-Resources

E1	https://nptel.ac.in/courses/117102062/CO-ORDINATED BY : IIT DELHI
E2	https://nptel.ac.in/courses/117102062/2CO-ORDINATED BY : IIT DELHI

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205						
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**		
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**II**		

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VD208	**VLSI System Laboratory-II**	0	0	4	2	60	40	100

Course Objective

The main objective of the course is

- To know and understand HDL and design circuits using it.
- To understand the design of various types of microcontroller(s)
- To analyze the power and timing of complex digital Circuits using EDA tools
- Obtain the layout of digital design using Cadence- Virtuoso
- To study this course the student will know basic electronics involved in the designof MOS circuits.

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Design of FIR Filter using EDA Tool.	K3
CO2: Analysis and design of VLSI circuits.	K3
CO3: Design of different types of multiplier using EDA Tool.	K3
CO4:Obtain the layout of digital design	K4
CO5: Design of Embedded System applications based on advanced Microcontrollers.	K4

Pre-requisites -

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3				3								3	2	
CO 2	3				3								3	2	
CO 3	3				3								3	2	
CO 4	3				3								3	2	
CO 5	3				3								3	2	

Course Assessment Methods

Direct
1. Pre lab and Post lab Test. 2. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

S.No	Suggested List of Experiments	CO Mapping

Signature of BOS Chairman ECE

HDL SIMULATION AND IMPLEMENTATION OF FPGA:		
1	Design and Implementation of 8 Bit ALU in FPGA / CPLD	CO1
2	Design and Implementation of Elevator controller using embedded microcontroller	CO2
3	Design and Implementation of Alarm clock controller using embedded microcontroller	CO2
4	Design and Implementation of model train controller using embedded microcontroller	CO2
5	Design and Simulation of FIR filter using HDL	CO1
BACK-END EDA TOOL EXPERIMENTS:		
6	Design and simulation of Multiplier using EDA Tools	CO3
7	Design and simulation of SRAM using EDA Tools	CO3
8	Design and simulation of Adders using Tanner EDA Tools	CO4
9	Mini project in CMOS digital circuits	CO5
	Total Periods	**45**
References		
1.	BehzadRazavi, "Design of Analog CMOS Integrated Circuits", Edition 2002, McGraw--Hill Edition reprint 2017.	
2.	David A. Johns, Martin K, "Analog Integrated Circuit Design", John Wiley& Sons, Inc., New York, 2013.	
E-Resources		
E1	ESim - EDA tool for circuit design, simulation, analysis and PCB design - Course (swayam2.ac.in)	
E2	Digital Electronic Circuits - Course (nptel.ac.in)	

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205								
Programme	**M.E.**		Programme Code	**205**	Regulation	**2023**			
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**				Semester	**II**			
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks			
		L	T	P	C	CA	ESE	Total	
P23VD209	**VLSI Design Verification and Testing Laboratory**	0	0	4	2	60	40	100	

Course Objective

The main objective of the course is

- To learn testing and verification in VLSI design process
- To implement and verify Finite State Machines using Verilog File I/O
- To study different types of TBs.
- To analyze the Verification Planning for FIFO/UART
- To write assertions for FIFO.

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Test and Verify VLSI design process.	K3
	CO2: Implement and verify Finite State Machines using Verilog File I/O Design.	K2
	CO3: Understand different types of TBs.	K2
	CO4: Verify Planning for FIFO/UART.	K3
	CO5: Write assertions for FIFO.	K2

Pre-requisites -

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	2	2	2	3				2				3	2	
CO 2	3	2	2	2	3				2				3	2	
CO 3	3	2	2	2	3				2				3	2	
CO 4	3	2	2	2	3				2				2	2	
CO 5	3	2	2	2	3				2				2	2	

Course Assessment Methods

Direct
1. Pre lab and Post lab Test. 2. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

S.No	**Suggested List of Experiments**	**CO Mapping**

Signature of BOS Chairman ECE

1	Verilog Simulation and RTL Verification a) Memory b) Clock Divider and Address Counter n-Bit Binary Counter and RTL Verification	CO1
2	Finite State Machines Implement and Verify Using Verilog File I/O.	CO2
3	Different types of TBs for memory and adder/subtractor.	CO3
4	Basic Verification environment for FIFO/UART.	CO2
5	Verification Planning for FIFO/UART a) Development of the test cases as per the verification plan b) Generation and Analysis of Code coverage Reports.	CO1
6	Writing assertions for FIFO.	CO5
7	Design and Verification of Ripple Carry Adder (Dataflow, Structural, Gate level, Behavioral, Test bench creation).	CO2
8	Gate level analysis of different stuck at faults in a CMOS Gate (NAND, NOR).	CO1
9	Design of a LFSR and calculate the different power dissipation for the circuit (8bit, 16bit, 32 bit) using BIST.	CO2
10	Perform timing analysis for a given sequential circuit.	CO4
	Total Periods	**45**

References	
1.	M. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital", Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000.
2.	M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing and Testable Design", IEEE Press, 1990.
3.	T.Kropf, "Introduction to Formal Hardware Verification", Springer Verlag, 2000.
4.	P. Rashinkar, Paterson and L. Singh, "System-on-a-Chip Verification-Methodology and Techniques", Kluwer Academic Publishers, 2001.

E-Resources	
E1	https://nptel.ac.in/courses/106103116/Prof.SanthoshBiswas
E2	https://www.elprocus.com/ripple-carry-adder-working-types-and-its-applications/
E3	https://3ec1218usm.files.wordpress.com/2016/12/book_systemverilog_for_verification.pdf

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205						
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**		
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**		

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VDE01	**Embedded System Design**	3	0	0	3	40	60	100

Course Objective	The main objective of the course is • To study the overview of Embedded System Design life cycle • To learn about the memory organization. • To study the interfacing Concepts. • To know about debugging tool. • To study about various testing methods.	
Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Realize the design flow of Embedded systems	K2
	CO2: Analyze partition decision and interrupt service routine	K4
	CO3: Utilize basic tool set used for debugging software and hardware	K3
	CO4: Analyze various in- circuit tool sets for debugging embedded hardware and memories	K3
	CO5: Apply different testing methods involved in test phase for the design of embedded system	K3
Pre-requisites	Embedded systems	

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak												**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)											PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	2	2						3			3	2	
CO 2	3	3	2	2						2			3	2	
CO 3	3	2	2	2									3	2	
CO 4	3	3	3	2									3	2	
CO 5	3	3	3	2						2			3	2	

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course – end survey

Content of the syllabus

Signature of BOS Chairman ECE

Unit – I	EMBEDDED DESIGN LIFE CYCLE	Periods	09
Product specification – Hardware / Software partitioning – Detailed hardware and software design – Integration – Product testing – Selection Processes – Microprocessor Vs Micro Controller – Performance tools–Benchmarking–RTOSMicroController–Performancetools–Benchmarking–RTOSavailability – Tool chain availability – Other issues in selection processes.			
Unit – II	**PARTITIONING DECISION**	**Periods**	**09**
Hardware / Software duality – coding Hardware – ASIC revolution – Managing the Risk – Co-verification – execution environment – memory organization – System startup – Hardware manipulation – memory mapped access – speed and code density.			
Unit – III	**INTERRUPT SERVICE ROUTINES**	**Periods**	**09**
Watch dog timers – Flash Memory basic toolset – Host based debugging – Remote debugging – ROM emulators – Logic analyzer – Caches – Computer optimization – Statistical profiling.			
Unit – IV	**IN CIRCUIT EMULATORS**	**Periods**	**09**
Bullet proof run control – Real time trace – Hardware break points – Overlay memory – Timing constraints – Usage issues – Triggers.			
Unit – V	**TESTING**	**Periods**	**09**
Bug tracking – reduction of risks & costs – Performance – Unit testing – Regression testing – Choosing test cases – Functional tests – Coverage tests – Testing embedded software – Performance testing – Maintenance.			
		Total Periods	**45**

References	
1.	Arnold S. Berger, “Embedded System Design”, CMP books, USA 2017.
2.	Frank Vahid,Tony Givargis, “Embedded System Design-A Unified Hardware/Software Introduction”,2018
3.	Embedded / Real-Time Systems: Concepts, Design and Programming, Dr. K.V.K Prasad,2013
E-Resources	
E1	https://nptel.ac.in/courses/106105159/,Prof.anupambasu, IIT Kharagpur
E2	https://www.globalspec.com/reference/28434/203279/chapter-1-the-embedded-design-life-cycle#

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E.**	Programme Code		**205**	Regulation		**2023**	
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**				Semester		**I**	
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VDE02	**Physics of MOS Transistors**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To provide an in-depth knowledge in VLSI Design methodology.
- To enhance the fundamentals of different scaling rules.
- To study Small Signal Analysis
- To study NANO MOS transistors
- To study properties of optical receiver

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Analyze a NANO MOS transistor model	K4
	CO2: Understand Scaling Rules for transistors structures	K2
	CO3: Design and analysis of circuits in different scaling.	K3,K6
	CO4: Analyze small signal transistor	K4
	CO5: Understand different optical properties	K2
Pre-requisites	EDC	

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	2	2							2			3	
CO 2	3	3	2	2										3	
CO 3	3	3	3	3							2		2	3	
CO 4	3	3	3	2							2		3		
CO 5	3	3	3	2									2		

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

Unit – I	**MOS TRANSISTORS**	Periods	**9**

Signature of BOS Chairman ECE

The MOS transistor: Pao-Sah and Brews models; Short channel effects in MOS transistors. Hot-carrier effects in MOS transistors; Quasi-static compact models of MOS transistors; Types of models for circuit Simulation, Measurement of MOS transistor parameters.			
Unit – II	**SCALING RULES**	Periods	**9**
Scaling and transistors structures for ULSI; Silicon-on-insulator transistors; High-field and radiation effects in transistors, The bipolar transistor.			
Unit – III	**SMALL SIGNAL ANALYSIS**	Periods	**9**
Ebers-Moll model; charge control model; small-signal and switching characteristics; Graded-base and graded- emitter transistors; High-current and high- frequency effects; Hetero junction bipolar transistors; Junction FETs; JFET, MESFET and hetero junction FET.			
Unit – IV	**NANO MOS TRANSISTOR**	Periods	**9**
Schrödinger equation, states and operators, particle-in-a-box, density-of-states, harmonic oscillator, hydrogen atom, tunneling, two-level systems. Electrons in a crystal lattice, quantum effects, Fundamental limits of MOS operations.			
Unit – V	**OPTICAL PROPERTIES**	Periods	**9**
Maxwell's equations in dielectric media, polarization in insulators, ferroelectrics, polarons and polaritons, direct and indirect transitions in semiconductors, excitons, optoelectronic and photovoltaic devices.			
		Total Periods	**45**

References

1.	R.M.Warner , B.L.Grung , " MOSFET – Theory and Design", Published by Oxford University Press, 1999.
2.	Yannis Tsividis, Colin Mc Andrew "Operation and Modeling of the MOS Transistor", Published by Oxford University Press, 2011.
3.	Simon M. Sze, Kwe K. Ng, "Physics of Semiconductor Devices", Wiley Eastern 3rd Edition, 2006.
4.	P.I.Varghese, T. Pradeep, A.Ashok Reddy, "A Text Book of Nanoscience and Nanotechnology" published by McGraw Hill Education 1st Edition, 2017.

E-Resources

E1	https://nptel.ac.in/courses/117102061/24CO-ORDINATED BY : IIT DELHI
E2	https://nptel.ac.in/courses/115102014/CO-ORDINATED BY : IIT DELHI

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205						
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**		
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**		
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks	
		L	T	P	C	CA	ESE	Total
P23VDE03	**Foundations of VLSI CAD**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To study the concepts and properties associated with graph theory.
- To learn the basics of physical design process such as partitioning and placement.
- To analyze the different types of floor planning, placement and routing algorithms.
- To learn the two level logic synthesis and binary decision diagrams.
- To learn the synthesis in VLSI physical design automation.

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Understand the design methodologies of VLSI and graph analysis	K4
CO2: Analyze the physical design process of VLSI design flow process	K4
CO3: Interpret the concepts of physical design process such as routing and floor planning	K5
CO4: Describe the concepts of simulation in VLSI physical design automation	K3
CO5: Understand the modeling and synthesis of VLSI physical design automation	K2

Pre-requisites

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	2	3										2	
CO 2	3	3	2	3								2		2	
CO 3	3	3	2	3						2		2	3	2	
CO 4	3	3	2	2						2			3		
CO 5	3	2	2	2						2			3		

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect

Signature of BOS Chairman ECE

1. Course – end survey			
Content of the syllabus			
Unit – I	**VLSI DESIGN METHODOLOGIES**	Periods	**9**
Introduction to VLSI Design methodologies – Review of Data structures and algorithms –Review of VLSI Design automation tools – Algorithmic Graph Theory and Computational Complexity – Tractable and Intractable problems – general purpose methods for combinatorial optimization.			
Unit – II	**DESIGN RULES**	Periods	**9**
Layout Compaction – Design rules – problem formulation – algorithms for constraint graph compaction – placement and partitioning – Circuit representation – Placement algorithms – partitioning.			
Unit – III	**FLOOR PLANNING**	Periods	**9**
Floor planning concepts – shape functions and Floor plan sizing – Types of local Routing problems – Area routing – channel routing – global routing – algorithms for global routing.			
Unit – IV	**SIMULATION**	Periods	**9**
Simulation – Gate-level Modeling and simulation – Switch-level modeling and and simulation-Combinational Logic Synthesis – Binary Decision Diagrams – Two Level Logic Synthesis.			
Unit – V	**MODELLING AND SYNTHESIS**	Periods	**9**
High level Synthesis – Hardware models – Internal representation – Allocation –assignment and scheduling – Simple scheduling algorithm – Assignment problem – High level transformations.			
		Total Periods	**45**
Text Books			
1.	S.H. Gerez, "Algorithms for VLSI Design Automation", John Wiley & Sons,2002		
2.	N.A. Sherwani, "Algorithms for VLSI Physical Design Automation", Kluwer Academic Publishers, 2002.		
Reference Book:			
1.	Sarafzadeh, C.K. Wong, "An Introduction to VLSI Physical Design", McGraw Hill International Edition 1995		
E-Resources			
E1	https://nptel.ac.in/courses/108102042/CO-ORDINATED BY : IIT DELHI		
E2	https://nptel.ac.in/courses/106102062/ CO-ORDINATED BY : IIT DELHI		

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**			
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**			
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VDE04	**HDL with System modeling.**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To understand the Concepts of Hardware Description Language.
- To study the Concepts of Statements and Programming of VHDL and Verilog HDL.
- To understand the Concepts of Timing Issues and System Modeling in HDL.
- To understand the Concepts timing issues and Processor model in VHDL
- To understand the Concepts of System Verilog

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1:Use hardware description language to design and simulate digital circuits using data flow and behavioral modeling	K2
	CO2: Analyze of logic circuits by using different levels of modeling using VHDL	K3
	CO3: Write the Verilog Program for logic circuits and synthesis by using tech bench	K3
	CO4:Analyze the timing issues and Processor models	K4
	CO5: Understand the basic concepts of System Verilog	K2
Pre-requisites	Digital System Design	

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2							2		3	2	3
CO 2	3	3	3		2						2		3	2	3
CO 3	3	3	3	2	2						2	2	3	2	3
CO 4	3	3	3	2								2		2	3
CO 5	3	3	3	2	2								3	2	3

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

Signature of BOS Chairman ECE

Unit – I	**BASIC CONCEPTS OF HARDWARE DESCRIPTIONLANGUAGE**	**Periods**	**9**
Comparison between HDL and High Level Language Hierarchy, Concurrency, Logic and Delay Modeling,Structural, Data flow, Behavioral Styles of Hardware Description, Architecture of event driven simulation			
Unit – II	**VHDL**	**Periods**	**9**
Data Types, Operators, Classes of Objects, entities and architectures, Attributes – concurrent statements – sequential statements – signals and variables – Behavior, dataflow and structural modeling – Configurations, functions –procedures – packages – test benches – Design examples			
Unit – III	**VERILOG**	**Periods**	**9**
Signals, Identifier Names, Net and Variable Types, operators, Gate instantiations, Verilog module, concurrent and procedural statements, UDP, sub circuit parameters, function and tasks – test benches – Design Examples			
Unit – IV	**TIMING ISSUES**	**Periods**	**9**
Modeling delay, timing modeling, timing modeling, timing assertion, setup and hold times for clocked devices, Processor model, RAM model, UART model			
Unit – V	**SYSTEM VERILOG**	**Periods**	**9**
Data Types: Built-in Data Types, Fixed-Size Arrays, Dynamic Arrays, Queues, Creating New Types With Typedef, Creating User-Defined Structures, Enumerated Types, Constants, Strings. Procedural Statements and Routines: Procedural Statements, Tasks, Functions, and Void Functions			
		Total Periods	**45**

References

1.	Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", 2nd Edition, Pearson Education New Delhi, 2019
2.	J.Bhasker Prime, ―A Verilog HDL r‖, Prentice Hall, 2018
3.	Chris Spear, "System Verilog for Verification: A Guide to Learning the Test bench Language Features", 2nd Edition, Springer, 2012
4.	J.Bhasker, ―A VHDL Primer‖, Prentice Hall, 1998.
5.	J.Bhasker, ―VHDL Synthesis Primer‖, Prentice Hall.1998
6.	J.Bhasker, ―A Verilog Primer‖, Prentice Hall 2005.
7.	Michel D Ciletti, ―Advanced Digital Design with Verilog HDL‖, Pearson education, 2010.
8.	Neil Weste and Kamran Eshranghian, ―Principles of CMOS VLSI Design‖, Addison Wesley, 2000.

E-Resources

E1	https://nptel.ac.in/courses/117101004/17CO-ORDINATED BY : IIT BOMBAY
E2	https://nptel.ac.in/courses/117101004/downloads/Lecture%20Notes/D.K.%20Sharma/L17.pdf
E3	https://archive.nptel.ac.in/courses/106/105/106105165/:IIT KHARAGPUR
E4	https://d1.amobbs.com/bbs_upload782111/files_33/ourdev_585395BQ8J9A.pdf

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**			
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**			
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VDE05	**Introduction to MEMS**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To study the basics concepts of MEMS and Micromachining.
- To attain the concepts of Microsystems Design techniques and MicroSensors.
- To analyse the concepts of Microactuator systems
- To acquire sound knowledge about Mechanical MEMS.
- To study the concepts Optical MEMS

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Understand the materials used in MEMS and Micromachining processes.	K2
	CO2: Analyze etching methods and the various models of micro sensors	K4
	CO3: Explore various Micro actuator systems.	K2
	CO4: Design Mechanical MEMS	K3
	CO5: Interpret optical MEMS system	K2

Pre-requisites -

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2			2			3				2	
CO 2	3	3	3	2			2			3				2	
CO 3	3	3	3	2			2						3	2	
CO 4	3	3	3	2			2						3		
CO 5	3	3	2	2			2						3		

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

Signature of BOS Chairman ECE

Unit – I	MEMS FUNDAMENTALS	Periods	9
Historical Background: Resonant gate transistor (RGT), Silicon Pressure sensors, Micromachining, Micro Electro Mechanical Systems. Micro fabrication and Micromachining : Integrated Circuit Processes, Bulk Micromachining.			
Unit – II	**ETCHING METHODS & SENSORS**	Periods	**9**
Isotropic Etching and Anisotropic Etching, Wafer Bonding, High Aspect-Ratio Processes (LIGA);Physical Micro sensors : Classification of physical sensors, Integrated, Intelligent, or Smart sensors, Sensor Principles and Examples : Thermal sensors, Electrical Sensors, Mechanical Sensors, Chemical and Biosensors.			
Unit – III	**MICRO ACTUATORS**	Periods	**9**
Micro actuators: Electromagnetic and Thermal micro actuation, Mechanical design of micro actuators, Micro actuator examples, micro valves, micro pumps, Micromotors- Microactuator systems: Ink-Jet printer heads, Micro-mirror TV Projector.; Surface Micromachining: One or two sacrificial layer processes, Surface micromachining requirements.			
Unit – IV	**MECHANICAL MEMS**	Periods	**9**
Poly silicon surface micromachining, Other compatible materials, Silicon Dioxide, Silicon Nitride, Piezoelectric materials, Surface Micro machined Systems : Micro motors, Gear trains, Mechanisms.; Application Areas: All-mechanical miniature devices, 3-D electromagnetic actuators and sensors.			
Unit – V	**OPTICAL MEMS**	Periods	**9**
RF/Electronics devices, Optical/Photonic devices, Medical devices e.g. DNA-chip, micro-arrays.; lab/Design:(two groups will work on one of the following design project as a part of the course),Optical/Photonic device/system, Medical device e.g. DNA-chip, micro-arrays. Optical Switches			
		Total Periods	**45**

References

1.	Tai Ran Hsu, –MEMS & Micro Systems Design and Manufacture, Tata McGraw Hill, New Delhi, 21st reprint 2014
2.	P.Rai-Choudhury - MEMS and MOEMS Technology and Applications, SPIE Press, 2009
3.	Stephen Santuria, - Microsystems Design, Kluwer publishers, Springer US, 2005.
4.	NadimMaluf, - An introduction to Micro electro Mechanical System Design, Artech House,2004
5.	Mohamed Gad-el-Hak, The MEMS Handbook, CRC press Baco Raton, 2002

E-Resources

E1	https://nptel.ac.in/courses/117105082/CO-ORDINATED BY : IIT KHARAGPUR
E2	https://ocw.mit.edu/courses/6-777j-design-and-fabrication-of-microelectromechanical-devices-spring-2007/
E3	https://www.coursera.org/learn/sensor-manufacturing-process-control

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205						
Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**		
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**		

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VDE06	**Multimedia Compression Techniques**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To explore the special features and representations of different data types.
- To analyze different compression techniques for text data and audio signals
- To analyze various compression techniques for image and video signals.

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Use Compression techniques in multimedia.	K2
CO2: Know different text compression techniques and its application.	K3
CO3: Learn the concept of various audio compression methods.	K4
CO4: Identify various image compression techniques.	K4
CO5: Learn the concept of various video compression techniques and its application.	K2

Pre-requisites -

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2	2					2		2	3		
CO 2	3	3	3	2									3		
CO 3	3	3	3	2									3	2	
CO 4	3	3	3	2									3	2	
CO 5	3	3	3	2										2	

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Content of the syllabus

Signature of BOS Chairman ECE

Unit – I	**INTRODUCTION**	Periods	**9**
Special features of Multimedia – Graphics and Image Data Representations – Fundamental Concepts in Text, Images, Graphics, Video and Digital Audio – Storage requirements for multimedia applications - Need for Compression – Taxonomy of compression techniques –Error free Compression-Lossy Compression.			
Unit – II	**TEXT COMPRESSION**	Periods	**9**
Compression techniques – Huffman coding – adaptive Huffman coding – arithmetic coding – Shannon- Fano coding – dictionary techniques –LZ77, LZ78, LZW family algorithms.			
Unit – III	**AUDIO COMPRESSION**	Periods	**9**
Audio compression techniques - μ- Law and A- Law companding - Frequency domain and filtering – Basic sub- band coding –Speech coding standard-G.722-Audio coding standard MPEG audio, progressive encoding for audio – Silence compression techniques.			
Unit – IV	**IMAGE COMPRESSION**	Periods	**9**
Image compression: Fundamentals-compression standards-JPEG Standard – Sub-band coding algorithms - Wavelet based compression -Implementation using filters – EZW, SPIHT coders – JPEG2000 standards - JBIG, JBIG2 standards- Run length coding.			
Unit – V	**VIDEO COMPRESSION**	Periods	**9**
Video compression techniques and standards – MPEG Video Coding I: MPEG – 1 and 2 – MPEG Video Coding II -MPEG – 4 and 7 – Motion estimation and compensation techniques – H.261 Standard – DVI technology – DVI real time compression – Packet Video.			
		Total Periods	**45**

References	
1.	Khalid Sayood,"Introduction to Data Compression", Morgan Kauffman Harcourt India, Fourth Edition, 2012
E-Resources	
E1	www.ics.uci.edu/~dan/pubs/DataCompression.html
E2	https://nptel.ac.in/courses/106105082/38CO-ORDINATED BY : IIT KHARAGPUR
E3	https://nptel.ac.in/downloads/117105083/CO-ORDINATED BY : IIT KHARAGPUR
FURTHER READINGS:	
1	IEEE Transactions on "Information Theory".
2	http://www.arturocampos.com/compression.html

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E.**	Programme Code		**205**	Regulation		**2023**	
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**				Semester		**I**	
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VDE07	**Semiconductor Memory Design**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To acquire knowledge about different types of semiconductor memories.
- To study about architecture and operations of different semiconductor memories.
- To comprehend the semiconductor memory reliability.
- To study the semiconductor memory radiation effects.
- To study the advanced memory technology.

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Analyze the different types of RAM, ROM designs.	K4
	CO2: Analyze the different RAM and ROM architecture and interconnects.	K4
	CO3: Analyze the semiconductor memory reliability.	K4
	CO4: Analyze the radiation effects of semiconductor memories.	K3
	CO5: Identify the new developments in semiconductor memory design.	K3

Pre-requisites EC-I & II

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	2	2						2			3	2	
CO 2	3	3	2	2						2				2	
CO 3	3	3	2	2						2				2	
CO 4	3	3	2	2							3		3		
CO 5	3	3	2	2							3		3		

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Signature of BOS Chairman ECE

Content of the syllabus			
Unit – I	**RANDOM ACCESS MEMORY TECHNOLOGIES**	Periods	**9**
Static Random Access Memories (SRAM): SRAM cell structure, MOS SRAM Architecture, MOS SRAM cell and peripheral Circuit Operation, Bipolar SRAM Technologies, Silicon on Insulator (SOI) technology. Advanced SRAM Architectures and Technologies, Application Specified SRAMs. Dynamic Random access Memories (DRAM): DRAM Technology Development, CMOS DRAM, DRAM cell theory and advanced cell structure, BiCMOS DRAM, soft error failure in DRAM, Advanced DRAM Design and Architecture, Application Specific DRAM			
Unit – II	**NON- VOLATILE MEMORIES**	Periods	**9**
Masked Read only Memories (ROM), High density ROMs, Programmable ROM, Bipolar ROMs, CMOS PROMs, Erasable (UV) programmable ROM (EPROM), Floating, Gate EPROM cell, one time programmable EPROM (OTPEPROM), Electrically Erasable PROMS, EEPROM Technology and architecture, Non Volatile SRAM, Flash Memories (EPROM and EEPROM), Advance flash memory Architecture			
Unit – III	**SEMICONDUCTOR MEMORY RELIABILITY**	Periods	**9**
General Reliability issue- RAM Failure modes and Mechanism- nonvolatile memory Reliability- Reliability modeling and failure rate prediction- Design for reliability – Reliability test structure- reliability screening and qualification.			
Unit – IV	**SEMICONDUCTOR MEMORY RADIATION EFFECTS**	Periods	**9**
Single Event Phenomenon (SEP). Radiation Hardening Technique- Radiation hardening process and design issue- radiation hardened memory characteristics — Radiation hardness assurance and testing.			
Unit – V	**ADVANCED MEMORY TECHNOLOGY**	Periods	**9**
Ferroelectric Random Access Memories (FRAMs) – Gallium Arsenide (GaAs) FRAMs – Analog Memories- Magneto resistive RAMs (MRAMs) - Experimental memory device.			
		Total Periods	**45**

References	
1.	Ashok K Sharna, “Semiconductor Memories Technology”, Testing and Reliability, Wiley 2002.
2.	Ashok K Sharna, “Advanced Semiconductor Memories–Architecture, Design and Applications”,Wiley2002.
3.	AnjanGhosh, “High Speed Semiconductor Devices”, NPTEL Courseware, 2009.

E-Resources	
E1	http://www.bitsavers.org/pdf/ti/_Texas_Instruments_Electronics_Series/Luecke_Semiconductor_Memory_Design_and_Application_1973.pdf
E2	https://archive.nptel.ac.in/courses/117/101/117101058/
E3	https://books.google.co.in/books/about/Semiconductor_Memories.html?id=VNsmAQAAMAAJ&redir_esc=y

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E.**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	**I**

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23VDE08	**System on Chip Design**	3	0	0	3	40	60	100

Course Objective

The main objective of the course is

- To understand the concepts of SOC design issues.
- To understand the concepts of SOC Design methodology for Logic Cores.
- To understand the concepts of System on Chip Design methodology for memory and analog Cores.
- To understand the concepts of System on Chip Design Validation.
- To understand the concepts of SOC Testing.

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Understand the concepts of System on Chip Design methodology for Logic and Analog Cores.	K2
CO2: Understand the concepts of SOC Design methodology for memory	K2
CO3: Comprehend System on Chip Design Validation methods	K4
CO4: Analyze SOC with various testing	K4
CO5: Analyze various types of testing	K4

Pre-requisites -

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2					2				3		
CO 2	3	3	2	2					2			2	3		
CO 3	3	3	3	2					2				3	2	
CO 4	3	3	2	2						2				2	
CO 5	3	3	3	2						2				2	

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment, Seminar and Quiz 3. End-Semester examinations
Indirect
1. Course - end survey

Signature of BOS Chairman ECE

Content of the syllabus			
Unit – I	**INTRODUCTION**	Periods	**9**
System tradeoffs and evolution of ASIC Technology- System on chip concepts and methodology – SOC design issues -SOC challenges and components.			
Unit – II	**DESIGN METHODOLOGICAL FOR LOGIC CORES**	Periods	**9**
SOC Design Flow – On-chip buses –Design process for hard cores –Soft and firm cores –Designing with hardcores, soft cores- Core and SOC design examples.			
Unit – III	**DESIGN METHODOLOGY FOR MEMORY AND ANALOG CORES**	Periods	**9**
Embedded memories –Simulation modes Specification of analog circuits – A to D converter –Phase- located loops –High I/O.			
Unit – IV	**DESIGN VALIDATION**	Periods	**9**
Core level validation –Test benches –SOC design validation – Co simulation –hardware/ Software co-verification. Case Study: Validation and test of systems on chip.			
Unit – V	**SOC TESTING**	Periods	**9**
SOC Test Issues – Testing of digital logic cores –Cores with boundary scan –Test methodology for design reuse– Testing of microprocessor cores – Built in self method –testing of embedded memories. Case Study: Integrating BIST techniques for on-line SOC testing.			
		Total Periods	**45**

References	
1.	Rochit Rajsunah, "System-on-a-Chip: Design and Test", Artech House, 2007.
2.	Prakash Raslinkar, Peter Paterson &Leena Singh, "System-on-a-Chip Verification: Methodology and Techniques", Kluwer Academic Publishers, 2000.
3.	M.Keating, D.Flynn, R.Aitken, A, GibbonsShi, "Low Power Methodology Manual for System-on-Chip Design Series: Integrated Circuits and Systems", Springer, 2007.
4.	L.Balado, E. Lupon, "Validation and Test of Systems on Chip", IEEE conference on SIC/SOC, 1999.
5.	A.Manzone, P.Bernardi, M.Grosso, M. Rebaudengo, E. Sanchez, M.SReorda, Centro Ricerche Fiat, "Integrating BIST Techniques for On-line SoC Testing", IEEE Symposium on On-Line testing, 2005.

E-Resources	
E1	https://nptel.ac.in/courses/108102045/10 CO-ORDINATED BY : IIT DELHI
E2	https://nptel.ac.in/courses/108102045/29CO-ORDINATED BY : IIT DELHI

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC001	**Research Process and Methodologies**	2	0	0	0	100	-	100

Course Objective

The main objective of the course is

- To understand the importance of Research
- To acquire knowledge in Data Collection and Analysis
- To effectively write reports

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Understand research problem types and data collection methods.	K2
CO2: Understand research design methodologies	K2
CO3: Analyze research related information	K4
CO4: Follow research ethics	K2
CO5: Understand that today's world is controlled by Computer, Information Technology, but tomorrow world will be ruled by ideas, concept, and creativity.	K2

Pre-requisites --

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2											
CO 2	3	3	3	2					2						
CO 3	3	3	3	2					2						
CO 4	3	3	3	2					2						
CO 5	3	3	3	2											

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar
Indirect
1. Course - end survey

Content of the syllabus

Unit - I	**INTRODUCTION TO RESEARCH**	Periods	**9**

Meaning of research problem, Sources of research problem, Criteria Characteristics of a good research Meaning of Research - Types of Research - Research Process - Problem definition - Objectives of Research - Research design - Approaches to Research - Quantitative vs. Qualitative Approach - Research Methods versus Methodology - Research and Scientific Method - Research Process - Criteria of Good Research.

Signature of BOS Chairman ECE

Unit – II	RESEARCH DESIGN	Periods	9
Meaning of Research Design - Need for Research Design - Features of a Good Design - Important Concepts Relating to Research Design - Different Research Designs - Basic Principles of Experimental Designs.			
Unit – III	**DATA COLLECTION**	Periods	**9**
Data Collection: Collection of Primary Data - Observation Method - Interview Method - Collection of Data through Questionnaires - Collection of Data through Schedules - Difference between Questionnaires and Schedules - Collection of Secondary Data - Processing Operations - Elements/Types of Analysis - Statistics in Research.			
Unit – IV	**DATA ANALYSIS AND INTERPRETATION**	Periods	**9**
Data analysis - Statistical techniques and choosing an appropriate statistical technique - Hypothesis, Hypothesis testing - Data processing software (e.g. SPSS etc.) - statistical inference - Interpretation of results.			
Unit - V	**REPORT WRITING**	Periods	**9**
Types of research report: Dissertation and Thesis, research paper, review article, short communication, conference presentation etc., Referencing and referencing styles, Research Journals, Indexing and citation of Journals, Intellectual property, Plagiarism.			
		Total Periods	**45**

References

1.	C. R. Kothari, "Research Methodology – Methods and Techniques", 2nd Edition, New Age International Publishers
2.	Bordens, K. S. and Abbott, B. B., "Research Design and Methods – A Process Approach", 8th Edition, McGraw-Hill, 2011
3.	Robert P. Merges, Peter S. Menell, Mark A. Lemley, "Intellectual Property in New Technological Age", 2016.
4.	Davis, M., Davis K., and Dunagan M., "Scientific Papers and Presentations", 3rd Edition, Elsevier Inc.

E-Resources

1.	https://www.oreilly.com/library/view/research-methodology/9789353067090/
2.	https://bbamantra.com/research-methodology/

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**		Semester		

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC002	**Pedagogy Studies**	2	0	0	0	100	-	100

Course Objective

The main objective of the course is

- Understand the concept of programme design through evidences.
- Illustrate the practice of innovative teaching methodology.
- Analyze the method of teacher education.
- Enhance the infrastructure in the class room.
- Elaborate the directions of future research

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Describe about the concept of programme design through evidences	K2
	CO2: Demonstrate the practice of innovative teaching methodology	K2
	CO3: Evaluate the method of teacher education	K4
	CO4: Examine the infrastructure in the class room	K3
	CO5: Define the directions of future research	K3

Pre-requisites -

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2											
CO 2	3	3	3	2											
CO 3	3	3	3	2						2	2				
CO 4	3	3	2	2						2	2				
CO 5	3	3	2	2											

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar
Indirect
1. Course - end survey

Content of the syllabus

Unit - I	**INTRODUCTION**	Periods	**9**

Introduction and Methodology: Aims and rationale, Policy background, Conceptual framework and terminology, Theories of learning, Curriculum, Teacher education. Conceptual framework, Research questions. Overview of methodology and Searching.

Signature of BOS Chairman ECE

Unit – II	THEMATIC OVERVIEW	Periods	9
Thematic overview: Pedagogical practices are being used by teachers in formal and informal classrooms in developing countries. Curriculum, Teacher education.			
Unit – III	**PEDAGOGICAL PRACTICES**	Periods	**9**
Evidence on the effectiveness of pedagogical practices Methodology for the in depth stage: quality assessment of included studies. How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy? Theory of change. Strength and nature of the body of evidence for effective pedagogical practices. Pedagogic theory and pedagogical approaches. Teachers' attitudes and beliefs and Pedagogic strategies.			
Unit – IV	**PROFESSIONAL DEVELOPMENT**	Periods	**9**
Professional development: alignment with classroom practices and follow-up support -Peer support from the head teacher and the community. Curriculum and assessment Barriers to learning: limited resources and large class sizes.			
Unit - V	**RESEARCH GAPS AND FUTURE DIRECTIONS**	Periods	**9**
Research gaps and future directions, Research design, Contexts, Pedagogy, Teacher education, Curriculum and assessment, Dissemination and research impact.			
		Total Periods	**45**

References

1.	Ackers J, Hardman F (2001) Classroom interaction in Kenyan primary schools, Compare, 31 (2): 245-261.
2.	Agrawal M (2004) Curricular reform in schools: The importance of evaluation, Journal of Curriculum Studies, 36 (3): 361-379.
3.	Akyeampong K (2003) Teacher training in Ghana - does it count? Multi-site teacher education research project (MUSTER) country report 1. London: DFID.

E-Resources

1.	https://nptel.ac.in/courses/121/105/121105010/ CO-ORDINATED BY : IIT KHARAGPUR
2.	https://nptel.ac.in/courses/109/105/109105122/ CO-ORDINATED BY : IIT KHARAGPUR

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC003	**Disaster Management**	2	0	0	0	100	-	100

Course Objective

The main objective of the course is

- Learn to demonstrate a critical understanding of key concepts in disaster risk reduction and humanitarian response.
- Critically evaluate disaster risk reduction and humanitarian response policy and practice from multiple perspectives.
- Develop an understanding of standards of humanitarian response and practical relevance in specific types of disasters and conflict situations.
- Critically understand the strengths and weaknesses of disaster management approaches, planning and programming in different countries, particularly their home country or the countries they work.
- Categorize the Risk Assessment in national level and global level.

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Understand the effects of disaster	K2
	CO2: Analyze differences between disasters and hazards	K2
	CO3: Disaster management techniques	K3
	CO4: Risk management techniques	K3
	CO5: Elaborate the Risk assessment in world level	K4

Pre-requisites --

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1					2	2	2				2	1			
CO 2					2	2	2				2	1			
CO 3					2	2	2				2	1			
CO 4					2	2	2				2	1			
CO 5					2	2	2				2	1			

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar
Indirect
1. Course - end survey

Content of the syllabus

Unit - I	**INTRODUCTION**	Periods	**9**

Signature of BOS Chairman ECE

Introduction Disaster: Definition, Factors and Significance; Difference Between Hazard and Disaster; Natural and Manmade Disasters: Difference, Nature, Types and Magnitude.			
Unit – II	**REPERCUSSIONS OF DISASTERS AND HAZARDS**	Periods	**9**
Repercussions of Disasters and Hazards: Economic Damage, Loss of Human and Animal Life, Destruction of Ecosystem. Natural Disasters: Earthquakes, Volcanisms, Cyclones, Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Man-made disaster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epidemics, War and Conflicts.			
Unit – III	**DISASTER PRONE AREAS IN INDIA**	Periods	**9**
Disaster Prone Areas in India Study of Seismic Zones; Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Prone to Cyclonic and Coastal Hazards with Special Reference to Tsunami; Post-Disaster Diseases and Epidemics			
Unit – IV	**DISASTER PREPAREDNESS AND MANAGEMENT PREPAREDNESS**	Periods	**9**
Disaster Preparedness and Management Preparedness: Monitoring of Phenomena Triggering A Disaster or Hazard; Evaluation of Risk: Application of Remote Sensing, Data from Meteorological and Other Agencies, Media Reports: Governmental and Community Preparedness.			
Unit – IV	**RISK ASSESSMENT**	Periods	**9**
Risk Assessment Disaster Risk: Concept and Elements, Disaster Risk Reduction, Global and National Disaster Risk Situation. Techniques of Risk Assessment, Global Co-Operation in Risk Assessment and Warning, People's Participation in Risk Assessment. Strategies for Survival. Disaster Mitigation Meaning, Concept and Strategies of Disaster Mitigation, Emerging Trends in Mitigation. Structural Mitigation and Non-Structural Mitigation, Programs of Disaster Mitigation in India.			
		Total Periods	**45**
References			
1.	R. Nishith, Singh AK, "Disaster Management in India: Perspectives, issues and strategies "'New Royal book Company.		
2.	Sahni, Pardeep et.al. (Eds.)," Disaster Mitigation Experiences and Reflections", Prentice Hall of India, New Delhi.		
3.	Goel S. L., Disaster Administration and Management Text And Case Studies", Deep & Deep Publication Pvt. Ltd., New Delhi.		
E-Resources			
1.	https://www.digimat.in/nptel/courses/video/124107010/L36.html		
2.	https://media.ifrc.org/ifrc/what-we-do/disaster-and-crisis-management/disaster-preparedness/		

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC004	**Value Education**	2	0	0	0	100	-	100

Course Objective

The main objective of the course is

- To introduce the value of education and self- development.
- To interpret good values in students.
- To elaborate the importance of character.
- To distinguish the relationship and their cooperation.
- To interpret the religions and equality.

Course Outcome

At the end of the course, the student should be able to	Knowledge Level
CO1: Understand education values	K2
CO2: Analyze importance of cultivation values	K2
CO3: Importance of personality development	K3
CO4: Character maintenance	K3
CO5: Examine the religions and honesty.	K4

Pre-requisites -

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

CO/PSO Mapping

Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2											
CO 2	3	3	3	2											
CO 3	3	3	3	2											
CO 4	3	3	3	2											
CO 5	3	3	3	2											

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar
Indirect
1. Course - end survey

Content of the syllabus

Unit - I	**INTRODUCTION**	Periods	**9**

Values and self-development –Social values and individual attitudes. Work ethics, Indian vision of humanism. Moral and non- moral valuation, Standards and principles, Value judgments.

Signature of BOS Chairman ECE

Unit – II	**IMPORTANCE OF CULTIVATION OF VALUES**	Periods	**9**
Importance of cultivation of values. Sense of duty. Devotion, Self-reliance. Confidence, Concentration. Truthfulness, Cleanliness. Honesty, Humanity. Power of faith, National Unity. Patriotism. Love for nature, Discipline.			
Unit – III	**PERSONALITY AND BEHAVIOR DEVELOPMENT**	Periods	**9**
Personality and Behavior Development - Soul and Scientific attitude. Positive Thinking. Integrity and discipline. Punctuality, Love and Kindness. Avoid fault Thinking. Free from anger, Dignity of labour.			
Unit – IV	**RELATIONSHIP MANAGEMENT**	Periods	**9**
Universal brotherhood and religious tolerance True friendship. Happiness Vs suffering, love for truth. Aware of self-destructive habits. Association and Cooperation. Doing best for saving nature.			
Unit - V	**CHARACTER AND COMPETENCE**	Periods	**9**
Character and Competence –Holy books vs Blind faith. Self-management and Good health. Science of reincarnation. Equality, Nonviolence, Humility, Role of Women. All religions and same message. Mind your Mind, Self-control. Honesty, Studying effectively.			
		Total Periods	**45**

References	
1.	Chakroborty, S.K. "Values and Ethics for organizations Theory and practice", Oxford University Press, New Delhi 2011.
E-Resources	
1.	https://www.ncbi.nlm.nih.gov/pmc/articles/PMC5132380/
2.	https://www.examrace.com/Study-Material/Education/Value-Education-YouTube-Lecture-Handouts.html

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E**	Programme Code		**205**	Regulation		**2023**	
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**				Semester			
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC005	**Constitution of India**	2	0	0	0	100	-	100

Course Objective

The main objective of the course is

- To understand the premises informing the twin themes of liberty and freedom from a civil rights perspective.
- To identify the growth of Indian opinion regarding modern Indian intellectuals' constitutional role and entitlement to civil and economic rights as well as the emergence of nationhood in the early years of Indian nationalism.
- To illustrate the role of socialism in India after the commencement of the Bolshevik Revolution and its impact on the initial drafting of the Indian Constitution.
- To categorize the governance bodies in the organization.
- To interpret the various administration in states.

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Define the history of Indian Constitution	K2
	CO2: Categorize the importance of constitutional rights and duties.	K3
	CO3:Understand the functions of Local administration	K2
	CO4:Demonstratethegovernance bodies in the organization.	K4
	CO5:Prioritize the local and district administration in states.	K4

Pre-requisites --

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	2	2											
CO 2	3	3	2	2											
CO 3	3	3	2	2											
CO 4	3	3	2	2											
CO 5	3	3	2	2											

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar
Indirect
1. Course - end survey

Content of the syllabus

Signature of BOS Chairman ECE

Unit - I	**INTRODUCTION**	Periods	**9**
History of Making of the Indian Constitution: History Drafting Committee, (Composition & Working)			
Unit – II	**PHILOSOPHY OF THE INDIAN CONSTITUTION**	Periods	**9**
Philosophy of the Indian Constitution: Preamble, Salient Features			
Unit – III	**CONTOURS OF CONSTITUTIONAL RIGHTS & DUTIES**	Periods	**9**
Contours of Constitutional Rights& Duties: Fundamental Rights- Right to Equality- Right to Freedom Right against Exploitation- Right to Freedom of Religion ,Cultural and Educational Rights, Right to Constitutional Remedies, Directive Principles of State Policy, Fundamental Duties			
Unit – IV	**ORGANS OF GOVERNANCE**	Periods	**9**
Organs of Governance: Parliament, Composition, Qualifications and Disqualifications, Powers and Functions, Executive, President, Governor, Council of Ministers, Judiciary, Appointment and Transfer of Judges, Qualifications, Powers and Functions.			
Unit - V	**LOCAL ADMINISTRATION**	Periods	**9**
Local Administration: District's Administration head: Role and Importance, Municipalities: Introduction, Mayor and role of Elected Representative, CEO of Municipal Corporation. Pachayati raj: Introduction, PRI: ZilaPachayat. Elected officials and their roles, CEO ZilaPachayat: Position and role. Block level: Organizational Hierarchy (Different departments) Village level: Role of Elected and Appointed officials, Importance of grass root democracy			
		Total Periods	**45**

References	
1.	The Constitution of India, 1950 (Bare Act), Government Publication.
2.	Dr. S. N. Busi, Dr. B. R. Ambedkar framing of Indian Constitution, 1st Edition, 2015.
3.	M. P. Jain, Indian Constitution Law, 7th Edition., Lexis Nexis, 2014.
E-Resources	
1.	https://nptel.ac.in/courses/129/106/129106002/ CO-ORDINATED BY : IIT MADRAS
2.	https://niti.gov.in/niti-lecture

Signature of BOS Chairman ECE

VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN
(Autonomous Institution, Affiliated to Anna University ,Chennai)
Elayampalayam, Tiruchengode – 637 205

Programme	**M.E**	Programme Code	**205**	Regulation	**2023**
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester	

Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC006	**English for Research Paper Writing**	2	0	0	0	100	-	100

Course Objective

The main objective of the course is

- Illustrate the improve your writing skills and level of readability
- Categorize to write in each section.
- Understand the skills needed when writing a Title
- Ensure the good quality of paper at very first-time submission.
- Elaborate the concept of writing skills for submission of paper.

Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Understand forming and brake up sentences.	K2
	CO2: Importance of finding plagiarism.	K4
	CO3: Summarize the concept of literature reviews.	K2
	CO4: Extend the focus on skill development activities.	K2
	CO5: Develop the writing skills in the paper.	K3

Pre-requisites --

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2											
CO 2	3	3	3	2											
CO 3	3	3	3	2											
CO 4	3	3	3	2											
CO 5	3	3	2	2											

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar
Indirect
1. Course - end survey

Content of the syllabus

Unit - I	**PLANNING AND PREPARATION**	Periods	**9**

Planning and Preparation, Word Order, Breaking up long sentences, Structuring Paragraphs and Sentences, Being Concise and Removing Redundancy, Avoiding Ambiguity and Vagueness.

Signature of BOS Chairman ECE

Unit – II	**CLARIFICATIONS**	Periods	**9**
Clarifying Who Did What, Highlighting Your Findings, Hedging and Criticising, Paraphrasing and Plagiarism, Sections of a Paper, Abstracts. Introduction.			
Unit – III	**LITERATURE REVIEW**	Periods	**9**
Review of the Literature, Methods, Results, Discussion, Conclusions, The Final Check.			
Unit – IV	**SKILL DEVELOPMENT - I**	Periods	**9**
Key skills are needed when writing a Title, key skills are needed when writing an Abstract, key skills are needed when writing an Introduction, skills needed when writing a Review of the Literature.			
Unit - V	**SKILL DEVELOPMENT - II**	Periods	**9**
Skills are needed when writing the Methods, skills needed when writing the Results, skills are needed when writing the Discussion, skills are needed when writing the Conclusions, useful phrases, how to ensure paper is as good as it could possibly be the first- time submission			
		Total Periods	**45**

References	
1.	Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books)
2.	Day R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press
3.	Adrian Wallwork, English for Writing Research Papers, Springer New York Dordrecht Heidelberg London, 2011
E-Resources	
1.	https://nptel.ac.in/courses/110/105/110105091/ CO-ORDINATED BY : IIT KHARAGPUR
2.	https://www.udemy.com/topic/research-paper-writing

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E**	Programme Code		**205**	Regulation		**2023**	
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**			Semester				
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC007	**Personality Development through Life Enlightenment Skills**	2	0	0	0	100	-	100

Course Objective	The main objective of the course is • Learn to achieve the highest goal happily. • Identify a person with stable mind, pleasing personality and determination. • Determine wisdom in students. • Interpret managing others effectively. • Extend the increasing productivity.	
Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Identify goals	K2
	CO2: Analyze Personality development	K2
	CO3: Make use of appropriate life and career goals	K3
	CO4: Developing relationships with others	K3
	CO5: Understand the value of diversity	K2
Pre-requisites	--	

CO / PO Mapping
(3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak

Cos	Programme Outcomes (POs)												**CO/PSO Mapping** PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	3	2					2						
CO 2	3	3	3	2					2						
CO 3	3	3	3	2					2	2					
CO 4	3	3	3	2						2					
CO 5	3	3	3	2											

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar
Indirect
1. Course - end survey

Content of the syllabus

Unit - I	**NEETISATAKAM – I**	Periods	**9**

Neetisatakam-Holistic development of personality
Verses- 19,20,21,22 (wisdom)
Verses- 29,31,32 (pride & heroism)
Verses- 26,28,63,65 (virtue)

Unit – II	**NEETISATAKAM – II**	Periods	**9**

Signature of BOS Chairman ECE

Neetisatakam-Holistic development of personality Verses- 52,53,59 (dont's) Verses- 71,73,75,78 (do's)			
Unit – III	**APPROACH TO DAY TO DAY WORK AND DUTIES**	Periods	**9**
Approach to day to day work and duties. Shrimad Bhagwad Geeta : Chapter 2-Verses 41, 47,48, Chapter 3-Verses 13, 21, 27, 35, Chapter 6-Verses 5,13,17, 23, 35, Chapter 18-Verses 45, 46, 48.			
Unit – IV	**STATEMENTS OF BASIC KNOWLEDGE**	Periods	**9**
Statements of basic knowledge. Shrimad Bhagwad Geeta: Chapter2-Verses 56, 62, 68 Chapter 12 -Verses 13, 14, 15, 16,17, 18			
Unit - V	**PERSONALITY OF ROLE MODEL**	Periods	**9**
Personality of Role model. Shrimad Bhagwad Geeta: Chapter2-Verses 17, Chapter 3-Verses 36,37,42, Chapter 4-Verses 18, 38,39 Chapter18 – Verses 37,38,63			
		Total Periods	**45**

References	
1.	"Srimad Bhagavad Gita" by Swami SwarupanandaAdvaita Ashram (Publication Department), Kolkata
2.	Bhartrihari's Three Satakam (Niti-sringar-vairagya) by P.Gopinath,
3.	Rashtriya Sanskrit Sansthanam, New Delhi.

E-Resources	
1.	https://library.um.edu.mo/ebooks/b17771201.pdf
2.	https://www.staticcontents.youth4work.com/university/Documents/Colleges/CollegeSummaryAttach/29f57018-6412-4dee-b24b-ac29e54a0f9e.pdf

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E**	Programme Code			**205**	Regulation	**2023**	
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**				Semester			
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC008	**UNIVERSAL HUMAN VALUES**	2	0	0	0	100	-	100

Course Objective	The student should be made to, • To assist students in understanding the differences between values and skills, and in understanding the need, basic guidelines, content and the process of value education. • To help students initiate a process of dialog within themselves to understand what they 'really want to be' in their lives and professions • To help students understand the meaning of happiness and prosperity for human beings. • To help students understand harmony at all the levels of human living and to lead an ethical life	
Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	At the end of the course, the student should be able to,	K2
	CO1: Evaluate the significance of value inputs in formal education and start applying them in their life and profession	K4
	CO2: Distinguish between values and skills, happiness and accumulation of physical facilities, the Self and the Body, Intention and Competence of an individual, etc.	K2
	CO3: Analyze the value of harmonious relationship based on trust and respect in their life and profession	K2
	CO4: Examine the role of a human being in ensuring harmony in society and nature.	K3
Pre-requisites	--	

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
COs	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	1	1		3	3	1	2	3	3	2	3	1			
CO 2	2	1	2	3	2	2	2	2	1	1	3	1			
CO 3	3	1	2	3	3	1	3	2	2	1	2	3			
CO4	1	2	3	1	3	2	2	2	3	1	2	1			
CO5	2	1	2	1	2	1	3	3	2	2	1				

Course Assessment Methods

Direct
1. Continuous Assessment Test I, II & III 2. Assignment and Seminar
Indirect
1. Course - end survey

Content of the syllabus

Signature of BOS Chairman ECE

Unit - I	**Introduction-Basic Human Aspiration**	Periods	**9**
The basic human aspirations and their fulfillment through Right understanding and Resolution, Right understanding and Resolution as the activities of the Self, Self being central to Human Existence; All-encompassing Resolution for a Human Being, its details and solution of problems in the light of Resolution.			
Unit – II	**Right Understanding (Knowing)**	Periods	**9**
The domain of right understanding starting from understanding the human being (the knower, the experiencer and the doer) and extending up to understanding nature/existence – its interconnectedness and co-existence; and finally understanding the role of human being in existence (human conduct).			
Unit – III	**Understanding Human Being**	Periods	**9**
Understanding the human being comprehensively as the first step and the core theme of this course; human being as co-existence of the self and the body; the activities and potentialities of the self; Basis for harmony/contradiction in the self			
Unit – IV	**Understanding Nature and Existence**	Periods	**9**
A comprehensive understanding (knowledge) about the existence, Nature being included; the need and process of inner evolution (through self-exploration, self awareness and self-evaluation), particularly awakening to activities of the Self: Realization, Understanding and Contemplation in the self.			
Unit - V	**Understanding Human Conduct**	Periods	**9**
Understanding Human Conduct, different aspects of All-encompassing Resolution (understanding, wisdom, science etc.), Holistic way of living for Human Being with Allen compassing Resolution covering all four dimensions of human endeavor viz., realization, thought, behavior and work (participation in the larger order) leading to harmony at all levels from Self to Nature and entire Existence			
		Total Periods	**45**
Text Books			
1.	R R Gaur, R Asthana, G P Bagaria, 2019 (2nd Revised Edition), A Foundation Course in Human Values and Professional Ethics. ISBN 978-93-87034-47-1, Excel Books, New Delhi.		
2.	Premvir Kapoor, Professional Ethics and Human Values, Khanna Book Publishing, New Delhi, 2022.		
References E-Resources			
1.	Ivan Illich, 1974, Energy & Equity, The Trinity Press, Worcester, and Harper Collins, USA		
2.	E.F. Schumacher, 1973, Small is Beautiful: a study of economics as if people mattered, Blond & Briggs, Britain		
E-Resources			
1.	https://nptel.ac.in/courses/109104068		
2.	https://fdp-si.aicte-india.org/UHV-I		

Signature of BOS Chairman ECE

	VIVEKANANDHA COLLEGE OF ENGINEERING FOR WOMEN (Autonomous Institution, Affiliated to Anna University ,Chennai) Elayampalayam, Tiruchengode – 637 205							
Programme	**M.E**	Programme Code			**205**	Regulation	**2023**	
Department	**VLSI DESIGN / ELECTRONICS AND COMMUNICATION ENGINEERING**				Semester			
Course Code	Course Name	Periods Per Week			Credit	Maximum Marks		
		L	T	P	C	CA	ESE	Total
P23AC009	**Online Course**	2	0	0	0	100	-	100

Course Objective	The main objective of the course is • Illustrate about various online certification courses. • Understand the importance of online certification courses. • Distinguish about job opportunities. • Make use of this course can prepare the competitive examination. • Classify the online tools for course.	
Course Outcome	At the end of the course, the student should be able to	Knowledge Level
	CO1: Evaluatethe programming skills.	K3
	CO2: Identify online certifications.	K2
	CO3: Appraise the value of the courses and job opportunities	K5
	CO4: Categorize in Quantitative Reasoning and Technological Literacy.	K4
	CO5: Develop the ICT tools for the specific course.	K4
Pre-requisites	--	

CO / PO Mapping (3/2/1 indicates strength of correlation) 3-Strong, 2 – Medium, 1 - Weak													**CO/PSO Mapping**		
Cos	Programme Outcomes (POs)												PSOs		
	PO 1	**PO 2**	**PO 3**	**PO 4**	**PO 5**	**PO 6**	**PO 7**	**PO 8**	**PO 9**	**PO 10**	**PO 11**	**PO 12**	**PSO 1**	**PSO 2**	**PSO 3**
CO 1	3	3	2	2						2					
CO 2	3	3	2	2						2					
CO 3	3	3	2	2						2	2				
CO 4	3	3	2	2						2	2				
CO 5	3	3	2	2							2				

Course Assessment Methods

Direct
1. Online Assignments and Assessments
Indirect
1. Course - end survey

LIST OF COURSES

Online Courses such as :

1. NPTEL Courses
2. SWAYAM Courses
3. IIT-B Spoken Tutorials
4. UDEMY Courses
5. CCNA Courses
6. MOOC Courses
7. Microsoft Virtual Academy Certification courses etc.,

Signature of BOS Chairman ECE

Signature of BOS Chairman ECE